Regviz

Silicon Labs /BGM220SC22WGA /MODEM_NS /AFC

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as AFC

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/EFR32BG22C224F512GM32/MODEM_S/AFC#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0AFCSCALEM0AFCSCALEE 0 (DIS)AFCRXMODE 0 (DIS)AFCTXMODE 0 (AFCRXCLR)AFCRXCLR 0AFCDEL0AFCAVGPER 0 (AFCLIMRESET)AFCLIMRESET 0 (AFCONESHOT)AFCONESHOT 0 (AFCENINTCOMP)AFCENINTCOMP 0 (AFCDSAFREQOFFEST)AFCDSAFREQOFFEST 0 (AFCDELDET)AFCDELDET

AFCTXMODE=DIS, AFCRXMODE=DIS

Description

No Description

Fields

AFCSCALEM

AFC scaling mantissa
AFCSCALEE

AFC scaling exponent
AFCRXMODE

AFC RX mode

0 (DIS): Disabled.

1 (FREE): Free running. AFCADJRX constantly updated.

2 (FREEPRESTART): Free running. AFCADJRX not updated before preamble is detected.

3 (TIMLOCK): AFCADJRX locked when timing is detected.

4 (PRELOCK): AFCADJRX locked when preamble is detected.

5 (FRAMELOCK): AFCADJRX locked when frame is detected.

6 (FRAMELOCKPRESTART): AFCADJRX not updated before preamble is detected and locked when frame is detected.
AFCTXMODE

AFC TX mode

0 (DIS): Disabled.

1 (PRELOCK): AFCADJTX loaded from AFCADJRX when preamble is detected.

2 (FRAMELOCK): AFCADJTX loaded from AFCADJRX when frame is detected.
AFCRXCLR

AFCRX clear mode
AFCDEL

AFC delay
AFCAVGPER

AFC average period
AFCLIMRESET

Reset AFCADJRX value
AFCONESHOT

AFC One-Shot feature
AFCENINTCOMP

Internal frequency offset compensation
AFCDSAFREQOFFEST

Consider frequency offset estimation
AFCDELDET

Delay Detection state machine

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data